

XFP-AT-LP-31-10

10 Gb/s 10 km XFP

Optical Transceiver

XFP Series

- Hot-pluggable XFP footprint
- Supports 9.95 Gb/s to 11.3 Gb/s bit rates
- XFI Loopback Mode
- RoHS-6 Compliant (lead-free)
- Power dissipation < 2.0 W
- Case temperature range: 0 °C to 70 °C
- Maximum link length of 10 km
- DFB laser and PIN receiver
- Full duplex LC connector
- No reference clock required
- Built-in digital diagnostic functions
- Standard bail release mechanism



ASCENT's XFP-AT-LP-31-10 Small Form Factor 10 G (XFP) transceivers are designed for use in 10-Gigabit Ethernet links up to 10 km over single mode fiber.

This XFP LR transceiver module is widely used in applications such as Internet Service Provider (ISP) Fiber To The Home (FTTH) aggregation and backbone, Various Data Communication 10G Ethernet & SDH/SONET/OTN Links, Data Center networking for Ethernet and Fiber Channel SAN Networking and other optical links.


The module features a highly reliable 1310nm DFB transmitter and PIN photo-detector into duplex LC optical connector. It complies with the current XFP Multi-Source Agreement (MSA) Specification1. They comply with 10-Gigabit Ethernet 10GBASE-LR/LW per IEEE 802.3ae and 10G Fiber Channel.

Digital diagnostics functions are available via a 2-wire serial interface, as specified in the XFP MSA. The transceiver is RoHS compliant and lead-free per Directive 2002/95/EC3.

Key Features


- Hot-pluggable XFP footprint
- Supports 9.95 Gb/s to 11.3 Gb/s bit rates
- XFI Loopback Mode
- RoHS-6 Compliant (lead-free)
- Power dissipation < 2.0 W
- Case temperature range: 0 °C to 70 °C
- Maximum link length of 10 km
- DFB laser and PIN receiver
- Full Duplex LC connector
- No Reference Clock required
- Built-in digital diagnostic functions
- Standard bail release mechanism

Outline Diagram




XFP-AT-LP-31-10 Mechanical Specifications


PCB Layout and Bezel Recommendations



XFP Host Board Mechanical Layout (dimensions are in mm)



XFP Detail Host Board Mechanical Layout (dimensions are in mm)



XFP Recommended Bezel Design (dimensions are in mm)

Pin Assignment




Diagram of Host Board Connector Block Pin Numbers and Name

Pin	Logic	Symbol	Name/Description	Note
1		GND	Module Ground	1
2		VEE5	Optional –5.2 Power Supply – Not required	
3	LVTTL-I	Mod-Desel	Module De-select; When held low allows the module to respond to 2-wire serial interface commands	
4	LVTTL-O	Interrupt	Interrupt (bar); Indicates presence of an important condition which can be read over the serial 2-wire interface	2
5	LVTTL-I	TX_DIS	Transmitter Disable; Transmitter laser source turned off	
6		VCC5	+5 Power Supply	
7		GND	Module Ground	1
8		VCC3	+3.3V Power Supply	
9		VCC3	+3.3V Power Supply	
10	LVTTL-I	SCL	Serial 2-wire interface clock	2
11	LVTTLI/O	SDA	Serial 2-wire interface data line	2
12	LVTTL-O	Mod_Abs	Module Absent; Indicates module is not present. Grounded in the module.	2
13	LVTTL-O	Mod_NR	Module Not Ready; ASCENT defines it as a logical OR between RX_LOS and Loss of Lock in TX/RX.	2
14	LVTTL-O	RX_LOS	Receiver Loss of Signal indicator	2
15		GND	Module Ground	1
16		GND	Module Ground	1
17	CML-O	RD-	Receiver inverted data output	

18	CML-O	RD+	Receiver non-inverted data output	
19		GND	Module Ground	1
20		VCC2	+1.8V Power Supply – Not required	
21	LVTTTL-I	P_Down/RST	Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.	
22		VCC2	+1.8V Power Supply – Not required	
23		GND	Module Ground	1
24	PECL-I	RefCLK+	Reference Clock non-inverted input, AC coupled on the host board – Not required	3
25	PECL-I	RefCLK-	Reference Clock inverted input, AC coupled on the host board – Not required	3
26		GND	Module Ground	1
27		GND	Module Ground	1
28	CML-I	TD-	Transmitter inverted data input	
29	CML-I	TD+	Transmitter non-inverted data input	
30		GND	Module Ground	1

Notes:

1. Module circuit ground is isolated from module chassis ground within the module.
2. Open collector; should be pulled up with 4.7 k Ω to 10 k Ω on host board to a voltage between 3.15 V and 3.6 V.
3. A Reference Clock input is not required by the XFP-AT-LP-51-80. If present, it will be ignored.

Specifications

Absolute Maximum Ratings

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Maximum Supply Voltage	Vcc3	-0.5		4.0	V	
Storage Temperature	T _s	-40		+85	°C	
Case Operating Temperature	T _{case}	0		+70	°C	Commercial
		-40		+85	°C	Industrial

Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Supply Voltage #2	Vcc3	3.13		3.45	V	
Supply Current – Vcc3 Supply	Icc3			600	mA	
Module Total Power	P			2.0	W	1
Transmitter						
Input Differential Impedance	R _{in}		100		Ω	2
Differential Data Input Swing	V _{in,pp}	120		820	mV	
Transmit Disable Voltage	V _d	2.0		Vcc	V	3

Transmit Enable Voltage	V _{EN}	GND	GND+ 0.8	V	
Transmit Disable Assert Time			10	μs	
Receiver					
Differential data output swing	V _{out,pp}	340	650	850	mV 4
LOS Fault	V _{LOS fault}	V _{CC} – 0.5	V _{CCHOST}	V	5
LOS Normal	V _{LOS norm}	GND	GND+0.5	V	5

Notes:

1. Maximum total power value is specified across the full temperature and voltage range.
2. After internal AC coupling.
3. Or open circuit.
4. Into 100 Ω differential termination.
6. Loss Of Signal is open collector to be pulled up with a 4.7 kΩ to 10 kΩ resistor to 3.15 – 3.6V. Logic 0 indicates normal operation; logic 1 indicates no signal detected.

Optical Characteristics

Parameter	Symbol	Min	Typ.	Max	Unit	Note
Transmitter						
Average Optical Power	P _{out}	-6		-1	dBm	
Optical Wavelength	λ	1290	1310	1330	nm	
Side mode Suppression ratio	SMSR	30			dB	
Optical Extinction Ratio	ER	3.5			dB	
Average Launch Power of OFF Transmitter	P _{OFF}			-30	dBm	
Tx Jitter	Tx _j	Compliant with 802.3ae requirements				
Receiver						
Receiver Sensitivity	R _{SEN}			-15	dBm	1
Input Saturation Power (Overload)	Psat	0.5			dBm	
Wavelength Range	λ _C	1270		1610	nm	
Receiver Reflectance	R _{rx}			-14	dB	
LOS De-Assert	LOS _D			-18	dBm	
LOS Assert	LOS _A	-32			dBm	
LOS Hysteresis		0.5			dB	

Notes:

1. Measured with BER < 10⁻¹² @ 10.3 Gbps, 2³¹ - 1 PRBS.

General Specifications

Parameter	Symbol	Min	Typ	Max	Units	Note
Bit Rate	BR	9.95		11.3	Gb/s	1
Bit Error Ratio	BER			10 ⁻¹²		2
Max. Supported Link Length	L _{MAX}			10	km	1

Notes:

1. 10GBASE-LR/LW.
2. Tested with 10.3 Gbps, 2³¹ - 1 PRBS.

Regulatory Compliance

Feature	Reference	Performance
Electrostatic Discharge (ESD)	IEC/EN 61000-4-2	Compatible with standards
Electromagnetic Interference (EMI)	FCC Part 15 Class B EN 55022 Class B (CISPR 22A)	Compatible with standards
Laser Eye Safety	FDA 21CFR 1040.10, 1040.11 IEC/EN 60825-1, 2	Class 1 laser product
Component Recognition	IEC/EN 60950, UL	Compatible with standards
ROHS	2002/95/EC	Compatible with standards
EMC	EN61000-3	Compatible with standards

Digital Diagnostic Functions

As defined by the XFP MSA, ASCENT XFP transceivers provide digital diagnostic functions via a 2-wire serial interface, which allows real-time access to the following operating parameters:

- Transceiver temperature
- Laser bias current
- Transmitted optical power
- Received optical power
- Transceiver supply voltage

It also provides a sophisticated system of alarm and warning flags, which may be used to alert end-users when particular operating parameters are outside of a factory-set normal range.

The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed through the 2-wire serial interface. When the serial protocol is activated, the serial clock signal (SCL pin) is generated by the host. The positive edge clocks data into the XFP transceiver into those segments of its memory map that are not write-protected. The negative edge clocks data from the XFP transceiver. The serial data signal (SDA pin) is bi-directional for serial data transfer. The host uses SDA in conjunction with SCL to mark the start and end of serial protocol activation. The memories are organized as a series of 8-bit data words that can be addressed individually or sequentially. The 2-wire serial interface provides sequential or random access to the 8 bit parameters, addressed from 000h to the maximum address of the memory.

For more detailed information including memory map definitions, please see the XFP MSA Specification.

Ordering Information

Product name	Product description
XFP-AT-LP-31-10	XFP Plug-in, 10 Gbps, 10 km, TX=1310/RX wide, on two single-mode fibers, LC/PC Blue, Commercial Temp 0 °C to +70 °C
XFP-AT-LP-31-10A	XFP Plug-in, 10 Gbps, 10 km, TX=1310/RX wide, on two single-mode fibers, LC/PC Blue, Industrial Temp -40 °C to +85 °C

Contact Information



Ascent Communication Technology Ltd

AUSTRALIA

140 William Street, Melbourne
Victoria 3000, AUSTRALIA
Phone: +61-3-8691 2902

CHINA

Unit 1933, 600 Luban Road
200023, Shanghai CHINA
Phone: +86-21-60232616

EUROPE

Pfarrer-Bensheimer-Strasse 7a
55129 Mainz, GERMANY
Phone: +49 (0) 6136 926 3246

HONG KONG SAR

Unit 9, 12th Floor, Wing Tuck Commercial Centre
177 Wing Lok Street, Sheung Wan, HONG KONG
Phone: +852-2851 4722

USA

2710 Thomes Ave
Cheyenne, WY 82001, USA
Phone: +1-203 816 5188

VIETNAM

15 /F TTC Building, Duy Tan Street
Cau Giay Dist., Hanoi, VIETNAM
Phone: +84 243 795 5917

WEB: www.ascentcomtec.com

EMAIL: sales@ascentcomtec.com

Specifications and product availability are subject to change without notice.
Copyright © 2020 Ascent Communication Technology Limited. All rights reserved.
Ver. ACT_XFP-AT-LP-31-10_Datasheet_V1c_Jan_2020